Espressif Systems /ESP32-S2 /PMS /PRO_DPORT_1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PRO_DPORT_1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (PRO_DPORT_APB_PERIPHERAL_FORBID)PRO_DPORT_APB_PERIPHERAL_FORBID 0PRO_DPORT_RTCSLOW_SPLTADDR 0 (PRO_DPORT_RTCSLOW_L_R)PRO_DPORT_RTCSLOW_L_R 0 (PRO_DPORT_RTCSLOW_L_W)PRO_DPORT_RTCSLOW_L_W 0 (PRO_DPORT_RTCSLOW_H_R)PRO_DPORT_RTCSLOW_H_R 0 (PRO_DPORT_RTCSLOW_H_W)PRO_DPORT_RTCSLOW_H_W 0PRO_DPORT_RESERVE_FIFO_VALID

Description

PeriBus1 permission control register 1.

Fields

PRO_DPORT_APB_PERIPHERAL_FORBID

Setting to 1 denies PeriBus1 bus???s access to APB peripheral.

PRO_DPORT_RTCSLOW_SPLTADDR

Configure the split address of RTC FAST for PeriBus1 access.

PRO_DPORT_RTCSLOW_L_R

Setting to 1 grants PeriBus1 permission to read RTC FAST low address region.

PRO_DPORT_RTCSLOW_L_W

Setting to 1 grants PeriBus1 permission to write RTC FAST low address region.

PRO_DPORT_RTCSLOW_H_R

Setting to 1 grants PeriBus1 permission to read RTC FAST high address region.

PRO_DPORT_RTCSLOW_H_W

Setting to 1 grants PeriBus1 permission to write RTC FAST high address region.

PRO_DPORT_RESERVE_FIFO_VALID

Configure whether to enable read protection for user-configured FIFO address.

Links

() ()